Abstract-In this paper, a novel three-phase parallel gridconnected multilevel inverter topology with a novel switching strategy is proposed. This inverter is intended to feed a microgrid from renewable energy sources (RES) to overcome the problem of the polluted sinusoidal output in classical inverters and to reduce component count, particularly for generating a multilevel waveform with a large number of levels. The proposed power converter consists of n twolevel (n + 1) phase inverters connected in parallel, where n is the number of RES. The more the number of RES, the more the number of voltage levels, the more faithful is the output sinusoidal waveform. In the proposed topology, both voltage pulse width and height are modulated and precalculated by using a pulse width and height modulation so as to reduce the number of switching states (i.e., switching losses) and the total harmonic distortion. The topology is investigated through simulations and validated experimentally with a laboratory prototype. Compliance with the IEEE 519-1992 and IEC 61000-3-12 standards is presented and an exhaustive comparison of the proposed topology is made against the classical cascaded H-bridge topology.
I. INTRODUCTION C URRENTLY, there are over 300 GW of wind power generation and over 110 GW photovoltaic generation installed worldwide. Renewable power plants of more than 10 MW in capacity become a reality [1] . However, the renewable energy sources (RESs) have highly variable daily and seasonal patterns, and consumer power demand requirements are also extremely variable in nature [2] . Therefore, it is difficult to operate a standalone power system supplied from only one type of RES unless appropriate energy storage facilities. If enough energy storage capacity is not available, especially in medium-to large-scale systems, a grid-connected renewable power generation may be the only practical solution [3] .
For grid integration, a simple two-level inverter produces a square wave which is not suitable for most of the intricate applications. In such cases, a pure sinusoidal wave is desired. Even more, the traditional converters rating power is limited to the rated power of the used semiconductor devices and the allowed switching frequencies [4] . Conventional inverters based on power-frequency transformers operating at 50 or 60 Hz and ac filters are generally used in renewable power generation systems to step-up the voltage to the grid voltage levels of 6-36 kV and to reduce the voltage total harmonic distortion (THD), respectively. High investment and installation costs are required because of its heavy weight and large size [5] . With the arrival of new high-power semiconductor devices, new power converter structures are designed to meet the needs of future medium-or high-voltage converter systems. In this highly active area, the modular multilevel cascaded (MMC) converter topologies and circuits have attracted a high degree of attention for their application in medium-and high-voltage systems [6] [7] [8] . The component numbers of MMC converters grow up linearly with the number of levels, individual modules are identical and modular in construction thereby enabling the attainability of a high-level number [9] . However, the MMC converter requires balanced multiple-isolated dc sources [10] , [11] . Accordingly, its application is not straightforward, especially in renewable power generation systems.
From the multilevel inverter (MLI) side, challenges are nowadays focused on increasing the inverter efficiency [12] [13] [14] , improving the power quality and inverter efficiency by reducing THD, decreasing conduction and switching losses to name but a few [15] , [16] . However, switching losses are higher than conduction losses and are proportional to the number of switching states [17] , [18] .
A good survey on multilevel dc-ac power converter topologies is given in [19] and [20] . However, all these methods require a high switching frequency leading to increasing switching losses [21] . Therefore, for practical implementation, the reduction of switching frequency is very essential, also [22] . This paper presents a novel three-phase parallel gridconnected MLI topology with (2n 2 − 2) levels in the line output voltage waveform, to feed microgrid with n RESs with an optimized THD. The proposed inverter consists of a parallel connection of n two-level (n + 1) phase inverters. Each stage of a classic inverter is fed from an RES, for photovoltaic (PV) array through a dc-dc converter and for wind power through an ac-dc converter. A six-level inverter application has been built in this study, the topology needs six legs (two cascaded power switches per leg) fed by two RESs (i.e., wind energy and PV energy) and controlled by a pulse width and height modulation (PWHM) technique. It uses only 12 switching states per period and allows us to eliminate from second-up to tenth-order harmonics without an extra filtering circuit. This approach significantly reduces the number of required power switches and the switching frequency as compared to the classical topologies. Moreover, the proposed topology shows similarities with the cascaded H-bridge (CHB) topology in two ways: first, it needs multiple isolated input dc voltages; and second, input dc voltage levels can be combined into all additive values. The proposed topology and the related analysis along with simulation and experimental verification is the main contribution of this study.
This paper is organized as follows. Section II describes the generalized topology of the proposed MLI. In Section III, a sixlevel inverter application is studied and discussed, and a selected harmonic elimination method is discussed. In Section IV, the simulation and experimental results along with their compliance to various international standards are validated. A comparison of the proposed topology with classical topologies is presented in Section V. Conclusions are summarized in Section VI.
II. GENERALIZED MLI TOPOLOGY AND
OPERATING PRINCIPLE Fig. 1 shows the generalized three-phase MLI topology. It consists of n renewable sources (n dc sources) feeding microgrid. In general, the dc voltage sources can have different values. However, in order to optimize the total harmonic order of the multilevel output waveform, they are considered to be optimized, and regulated through dc-dc or ac-dc converters. The MLI consists of 2n 2 + 2n power switches, so 4n 2 + 4n insulated gate bipolar transistors (IGBT) with antiparallel diodes S i,j (1 < i < 2n, 1 < j < (n + 1)). For instance, when S 11 and S 22 are turned ON, the output voltage U ab is equal to E 1 , and when S 11 , S 24 , S 34 , S 43 , S 53 , and S 62 are turned ON the output voltages U ab , U bc , and U ca are E 1 + E 2 + E 3 , −E 3 , and −E 2 − E 1 , respectively. As U ab + U bc + U ca = 0 for each switching state, so a balanced system is obtained. Following the same combination, n 2 + 2(n − 1) possible levels (E 1 , E 2 , (E 1 + E 2 ), E 3 , .....E n ) for the output waveform are obtained. Therefore, the switches have to withstand both positive and negative voltages. In addition, the switches have to conduct backward current which is a result of the grid inductive nature. It can be concluded that the switches must be bidirectional. There are several circuit configurations for bidirectional switches. In this study, the common emitter topology is used as it requires only one gate driver per switch. 1) ) cannot be ON at the same time to avoid a short circuit of RESs; 2) S ik and S i(k +1) (i = 1 : 2n, and k = 1 : 3) cannot be ON at the same time to avoid short circuit of output voltages. Therefore, for each value of the output multilevel voltages, 2n switches must be turned ON, two from each RES corresponding inverter.
By considering Fig. 1 ,
where N switch , N driver , N IGBT , and N source are the number of switches, number of switch drivers, number of IGBTs, and number of RESs, respectively. The number of levels synthesized by the topology is
The peak voltage attained for such a configuration is given by
By considering F S i j as a connection function of switch S ij , so
By using (7) and physical connection of the inverter, the electric potential at the output points a, b, and c of the inverter with respect to the virtual neutral are deduced, as shown by (8) at the bottom of the page. 
The output phase-to-phase voltages can be obtained by (8)
III. SIX-LEVEL INVERTER APPLICATION CONSIDERATIONS
The six-level topology, as shown in Fig. 2 , uses two renewable sources (as wind and solar emulators), which are represented by two voltage sources E 1 and E 2 across the two capacitors (C 1 and C 2 ). In the case n = 2, from (1) this topology requires 12 switches (S 11 , S 12 , S 13 , S 21 , S 22 , S 23 , S 31 , S 32 , S 33 , S 41 , S 42 , S 43 ) and from (3) the topology will require 24 IGBTs.
From (8) the electric potential at the output points a, b, and c of the inverter referred to a virtual neutral potential are deduced
(10) As a result, the output phase-to-phase multilevel voltages will be given by
A. Operation Principle
The required six phase-to-phase voltage output levels (±E 1 , ±E 2 ± (E = E 1 + E 2 )) are generated as follows:
1) When turning ON the switches S 13 , S 22 , S 31 , and S 43 during the first cycle [0, α 1 ], three levels are generated for the three phase-to-phase voltages, i.e., U ab = E 1 + E 2 , U bc = −E 1 , and U ca = −E 2 . Fig. 3 (left) shows the current path for this mode.
2) When turning ON the switches S 12 , S 23 , S 31 , and S 42 during the second cycle [α 1 , α 2 ], three levels are generated for the three phase-to-phase voltages, i.e., U ab = E 2 , U bc = E 1 , and Fig. 3 (right) shows the current path for this mode.
3) When turning ON the switches S 11 , S 22 , S 32 , and S 43 during the third cycle [α 2 , α 3 ], three levels are generated for the three phase-to-phase voltages, i.e., U ab = E 1 , U bc = E 2 , and U ca = −E 1 − E 2 . Fig. 4 (left) shows the current path for this mode.
4) When turning ON the switches S 12 , S 21 , S 31 , and S 43 during the fourth cycle [α 3 , α 4 ], three levels are generated for the three phase-to-phase voltages, i.e., U ab = −E 1 , U bc = E 1 + E 2 , and U ca = −E 2 . Fig. 4 (right) shows the current path for this mode.
5) When turning ON the switches S 12 , S 23 , S 32 , and S 41 during the fifth cycle [α 4 , α 5 ], three levels are generated for the three phase-to-phase voltages, i.e., U ab = −E 2 , U bc = E 1 + E 2 , and U ca = −E 1 . Fig. 5 (left) shows the current path for this mode.
6) When turning ON the switches S 13 , S 21 , S 32 , and S 43 during the sixth cycle [α 5 , α 6 ], three levels are generated for the three phase-to-phase voltages, i.e., U ab = −E 1 − E 2 , U bc = −E 2 , and U ca = E 1 . Fig. 5 (right) shows the current path for this mode.
7) When turning ON the switches S 12 , S 23 , S 33 , and S 41 during the seventh cycle [α 6 , α 7 ], three levels are generated for the three phase-to-phase voltages, i.e., U ab = −E 1 − E 2 , U bc = E 1 , and U ca = E 2 . Fig. 6 (left) shows the current path for this mode.
8) When turning ON the switches S 13 , S 22 , S 32 , and S 41 during the eighth cycle [α 7 , α 8 ], three levels are generated for the three phase-to-phase voltages, i.e., U ab = −E 2 , U bc = −E 1 , and U ca = E 1 + E 2 . Fig. 6 (right) shows the current path for this mode.
9) When turning ON the switches S 12 , S 21 , S 33 , and S 42 during the ninth cycle [α 8 , α 9 ], three levels are generated for the three phase-to-phase voltages, i.e., U ab = −E 1 , U bc = −E 2 , and U ca = E 1 + E 2 . Fig. 7 (left) shows the current path for this mode. 10) When turning ON the switches S 11 , S 22 , S 33 , and S 41 during the tenth cycle [α 9 , α 10 ], three levels are generated for the three phase-to-phase voltages, i.e., U ab = E 1 , U bc = −E 1 − E 2 , and U ca = E 2 . Fig. 7 (right) shows the current path for this mode.
11) When turning ON the switches S 13 , S 21 , S 31 , and S 42 during the 11th cycle [α 10 , α 11 ], three levels are generated for the three phase-to-phase voltages, i.e., U ab = E 2 , U bc = −E 1 − E 2 , and U ca = E 1 . Fig. 8 (left) shows the current path for this mode.
12) When turning ON the switches S 11 , S 23 , S 33 , and S 42 during the 12th cycle [α 11 , α 12 ], three levels are generated for the three phase-to-phase voltages, i.e., U ab = E 1 + E 2 , U bc = −E 2 , and U ca = −E 1 . Fig. 8 (right) shows the current path for this mode.
The output waveform of the proposed six-level MLI is shown in Fig. 9 . 
B. Calculation of Losses
The losses associated with a power electronic converter can be equated with the aggregation of power losses incurred in the individual semiconductor devices. Losses incurred by a semiconductor device can be typically described under the following three categories:
1) when the device is blocking (i.e., OFF state); 2) when the device is conducting (i.e., ON state); and 3) when the device is switching (i.e., the state is changing from ON to OFF or vice versa). Since leakage currents during the blocking state are practically negligible [26] , the losses are insignificant. Therefore, only conduction and switching losses are considered for the calculation of losses associated with the proposed inverter topology.
1) Conduction Losses:
All switches required in the proposed topology are bidirectional conducting and bidirectional blocking, as shown in Fig. 1 , the instantaneous conduction losses of typical transistor and diode are expressed as [28] following:
where ρ c,T (t) and ρ c,D (t) denote the instantaneous conduction losses of the transistor device and diode, respectively. V T and V D are the ON-state voltage drops, while R T and R D are the equivalent ON-state resistances of the transistor device and diode, respectively, and α is a constant governed by the transistor characteristics.
The conducting switches need to carry the output current i a,b,c(t) at a given instant of time. Both, transistor device and diode of a given switch conducts since all switches are bidirectional. Now, at any instant of time, let N (t) be the number of conducting switches (i.e., diodes and transistor devices). Then, the average conduction losses can be expressed, by using (12) and (13), as
2) Switching Losses: To calculate the total switching losses, a typical switch is first considered, and individual switching losses are then added to obtain the total switching losses of the inverter. To calculate the switching losses of an individual switch, a linear approximation of voltage and current during a switching period (transition from ON state to OFF state and vice versa) is used [28] . Energy losses during turn-on can be calculated as
where E on,j turn-on loss of the jth switch; t on turn-on time; I current through the switch after turning ON; V o,j voltage that the jth switch needs to block.
Similarly, energy losses of the jth switch during turning OFFcan be calculated as
where t off is the turn-off time for the jth switch and I is the current through the switch before turning OFF. In 1 s, the jth switch makes f j number of transitions, where f j is its switching frequency. Hence, by assuming that I = I , the total switching power losses can be calculated as
In Section V, (17) is used to demonstrate that the proposed topology incurs lower switching losses as compared to the classical CHB topology for a six-level PWM output. The total inverter losses can now be obtained by using (14) and (17) as
C. Optimized Modulation Parameters

1) Fourier Analysis:
To optimize the THD of the output phase-to-phase voltage waveform, PWHM technique is used. Heights (magnitudes-"E 1 , E 2 ") and widths (angles-"α 1 , α 2 ") of the output waveform are calculated in order to cancel the maximum number of harmonics and to optimize the THD (see Fig. 9 ). The Fourier coefficients of the phase-to-phase voltage U ab is given as
The three phase-to-phase voltages (U ab , U bc , U ca ) are assumed to have the same symmetrical properties as an ideal three-phase voltage system. Antisymmetric properties with respect to The remaining noncanceled harmonics are of order 6q ± 1. Equation (20) shows that setting the value of U ab is possible only within the interval 0, The phase-to-phase voltage U ab is assumed to have two dc levels (E, E 2 ) within the interval 0, π 3 , as shown in Fig. 10 . U ab is assumed to have two pulses. The first pulse is of height (amplitude)E and width (angle) α 1 . The second pulse is of height E 2 and width ( π 3 − α 1 ). Heights and widths are set to cancel the maximum number of successive harmonics.
By replacing the value of the phase-to-phase voltage U ab , as shown in Fig. 10 , in (20) , the Fourier coefficients in this case can be written as
where r = E 2 E is the ratio of the two dc voltage levels and α 1 is the switching angle from E to E 2 . α 1 and r represent the two available adjustable variables. The selection of α 1 and r can be seen in Section III-C2. Selected harmonics can be eliminated by the proper selection of adjustable variables α 1 and r.
2) Harmonic Elimination Technique: The system of nonlinear equations (21) can be mathematically solved only if the number of equations correspond to the number of unknown variables. Since two adjustable variables are available, only two harmonics from (19) can be canceled. It is well known that loworder harmonics are the most harmful than the higher order ones. The previous analysis shows that among low-order harmonics (less than tenth), only harmonics of fifth and seventh order are not canceled. They are eliminated only if the following condition is fulfilled
In such case, the first nonzero harmonics is the 11th-order since k ∈ {1, 11, 13, 17, 19, . . . , 6q ± 1} . By combining (21) and (22), a nonlinear system of two equations with two unknowns (α 1 , r) is obtained: 
Accordingly,
Therefore, the remaining nonzero harmonic orders are {11, 13, 23, 25, 35, 37, 47, 49, . . . , 12p ± 1}, as shown in Fig. 11 .
Again, by using symmetry properties of an ideal three-phase system, the output voltages are reconstructed from (25) within π 3 , 2π [23] . Fig. 12 shows the reconstructed output waveforms of the modulated output phase-to-phase voltages U ab , U bc , and U ca . Consequently, a third voltage level E 1 appears in the interval E 2 = rE 1 = 0.732 p.u.
For laboratory practical considerations, two dc supplies are used with E 1 = 0.268 p.u. and E 2 = 0.732 p.u. The benefit of the proposed topology is that the first dc level can be obtained easily without extra cost since, E = E 1 + E 2 = 1 p.u. In this case, the obtained fundamental magnitude will be
IV. SIMULATION AND EXPERIMENTAL VALIDATIONS
To examine the performance of the proposed MLI, simulations are carried out using Matlab/Simulink and a prototype is implemented based on dS P AC E 1 − 1103 card (see Fig. 13 ). The circuit uses 12 bidirectional power switches S 11 , S 12 , S 13 , S 21 , S 22 , S 23 fed by E 1 and S 31 , S 32 , S 33 , S 41 , S 42 , S 43 fed by E 2 . The power IGBT module from S E M I K RO N : S K M 145−GB 123D , with built-in freewheeling diodes (1200 V, 100 A) is used. From (2), a 12-gate driver board is built using optocouplers CNY17 − 4. The dc voltage inputs of the topology were provided by laboratory regulated dc voltage supplies to emulate RESs (wind or solar).
A. Simulation Results
The rms value can be calculated from 0 to T 4 , where T is the period of the signal The output phase-to-phase voltage where α 1 = π 6 r = √ 3 − 1 can be seen in Fig. 14 . The voltage across the power switch can be seen in Fig. 15 . To better evaluate the performance of the proposed topology, three simulation scenarios are considered. The different parameters are: E 1 = 26.8 V , E 2 = 73.2 V, and E = E 2 + E 1 = 100 V. The scenarios consist of feeding a star-connected resistive, inductive, and grid-connected loads.
1) Scenario 1-Pure Resistive Star-Connected Load R = 45 Ω: In this scenario, star-connected power resistor is considered R = 45 Ω. Fig. 16 shows that the line current has the same form as the phase-to-phase voltage because of the load resistive nature. The value of the current THD is 15.24 %, where the fundamental magnitude is 0.928 A.
2) Scenario 2-Pure Inductive Star-Connected Load L = 245 mH: In this case, a star-connected pure inductive load is considered. Fig. 17 shows that the current waveform has almost no harmonics. Also the value of THD in this case is very low, i.e., 1.05% and the first nonzero harmonic order is the 11th with a magnitude of 0.0044%. The main reason of having very low THD is the inductive load behaving as a low-pass filter. Fig. 18 shows the current waveform and harmonic spectrum for scenario 3. In this case, the inverter was connected to the grid. The THD is very low. The results show the capability of the proposed inverter to generate the desired output voltage waveform, the optimized output staircase phase-to-phase voltage is depicted Fig. 9 , and line current waveforms in Figs. 10-12 for resistive load, inductive load, and gridconnected scenarios, respectively. Simulation results demonstrate the effectiveness of the proposed harmonic elimination technique (i.e., selection of α 1 and r). Figs. 16-18 show also the first 100 harmonics [fast Fourier transform (FFT)] of line currents for the three different scenarios. The phase-to-phase voltage FFT analysis shows that fifth and seventh harmonics have been eliminated. The first nonzero harmonic is of order 11.
3) Scenario 3-Inverter Connected to the Grid:
B. Experimental Verification
The first two simulation scenarios have been verified experimentally while we were not able to experiment the third scenario (i.e., grid connection) because of the nonavailability of adequate equipment in the laboratory. Fig. 19 shows the control pulse signal for switches (S 11 , S 12 , S 13 , S 21 , S 22 , S 23 ) and (S 31 , S 32 , S 33 , S 41 , S 42 , S 43 ). Each switch has only four commutations per fundamental cycle, thus reducing power losses.
Each power switch commutes with a frequency equal to F semiconductor = 4.F fundamental , thus switching losses are reduced in comparison with conventional PWM methods.
1) Scenario 1-Pure Resistive Star-Connected Load R = 45 Ω: Fig. 20 shows the output voltage and current waveform and harmonics spectrum feeding a resistive starconnected load . The output voltage is 200 V P P and the output current is 2.7 A P P , and the frequency is 50 Hz.
It shows a match between the simulation and the experimental results. In fact, both voltage and current harmonic spectra show that the first nonzero harmonic is of 11th order, followed by the harmonics of 13th, 23th, and the 25th orders.
2) Scenario 2-Pure Inductive Star-Connected Load L = 245 mH: In the case of inductive load, Fig. 21 illustrates the experimental voltage and current waveforms and harmonic spectrum. The output phase-to-phase voltage is 72.5 V and the output current is 538 mA. The inductive load cancels the output current harmonic. It behaves as a low-pass filter, generating a sinusoidal line current. Fig. 22 shows the evolution of the current over the dc bus.
Figs. 20 and 21 show the measured output phase-to-phase voltages, line currents and their frequency spectrum. The output phase-to-phase voltage frequency for all scenarios was 50 Hz with maximal magnitudes equal to E 1 + E 2 = 100 V. The first nonzero harmonic is of 11th order. The output current exhibits a sinusoidal-shape since the load behaves as an RL low-pass filter. The output currents contain less high-order harmonics than the output voltages.
C. Compliance With IEEE 519-1992 and IEC 61000-3-12 Standards
The I E E E 519−1992 and I E C 61000−3−12 standards provide limits for the harmonic currents produced by electrical equipment' s [24] , [25] . For inductive loads (electric machines, passive filters, transformers), which represent 80% of the power converter applications, the output current harmonic magnitudes are
, where k is the harmonic order. Fig. 23 shows clearly the compliance of the proposed six-level inverter output signal with internationally recognized standards. The first nonzero harmonic is the 11th order, meaning that the most harmful harmonics of 5th and 7th orders are canceled along with all even-order harmonics.
V. COMPARISON WITH OTHER TOPOLOGIES
In this section, comparison of the proposed topology is made with other topologies. In Section V-A, the topology is compared with classical topologies in terms of component requirements. In Section V-B, an exclusive and exhaustive comparison is carried out with the CHB topology because, as mentioned earlier, the proposed topology resembles the CHB in configurational and functional features.
A. Overall Comparison With Classical Topologies
The component requirements of various topologies for a three-phase configuration are given in Table II in terms of the number of voltage levels (N ) in the phase-to-phase voltage. It can be inferred from the table that the number of components in the proposed structure is lower than those in other topologies, particularly for higher number of voltage levels. For example, implementing a 30-level inverter will entail component counts of 2813, 1595, and 391 for the neutral point clamped (NPC), Number of main switches
Number of main diodes
Number 
B. Comparative Analysis of the Proposed Topology With the CHB Topology
In this section, a comparison between the proposed inverter and CHB inverter is carried out in terms of voltage level and power component requirements and switching losses. For the purpose of comparison, both topologies are configured such that both have equal number of dc sources as input. Thus, with "n" number of sources, each equal to V dc for CHB topology and E 1 and E 2 for the proposed topology (see Fig. 2 ), the number of levels is given by (5) for the proposed topology and 2n + 1 for CHB topology [26] , [27] , and the maximum output voltage attained is given by (6) for the proposed topology and n V dc for CHB topology [28] .
1) Voltage Levels and Power Switch Requirements: With "n" number of dc sources, the CHB topology provides "2n + 1" voltage levels, while the proposed topology provides "2n 2 − 2" voltage levels. The difference in the numbers of voltage levels is significantly large. For example, for a three-phase 30-level voltage, a CHB inverter requires 14 dc sources and 174 power switches, whereas the proposed topology needs only 4 dc sources and 80 power switches.
2) Switching Losses: With an appropriate switching control, the proposed topology can be implemented with lower switching losses as compared to the CHB topology. For a fivelevel inverter with two equal input dc sources of voltage V dc for the CHB topology and the six-level inverter with dc sources of voltage E 1 and E 2 for the proposed topology (see Fig. 2 ), such as E 1 + E 2 = 2.V dc , the average switching power loss ρ s in the switch caused by switching transitions can be defined by using (17) as ρ s = 1 6 V 0 I 0 (t on + t off ). f (26) where t on and t off are the turn-on and turn-off crossover intervals, respectively, V o is the voltage blocked by the switch, I o is the switch current, and f is the switching frequency. For simplification, it is assumed that switches operate with the same t on and t off values while they carry the same current I o . Thus, ρs can be approximated as
where ζ [= 
Similarly, the switching power losses of the proposed sixlevel inverter with 24 switches operating at low switching frequency (f s = 4.f 0 , since each switch commutes fourth's time per period) in six-level topology, as shown in Section-III-A, while blocking the dc voltage E 1 and E 2 corresponding for each switch can be obtained as 
while E 1 + E 2 = 2.V dc . It is clear from (28) and (29) that the switching losses incurred in the proposed topology are almost half the switching losses incurred in the CHB topology.
VI. CONCLUSION
The proposed MLI topology can be a good solution to feed microgrids from RESs. A six-level inverter was considered and controlled using a PWHM technique, requiring only 12 switching states per period. Simulation studies were performed on a six-level inverter based on the proposed structure and were validated experimentally. The obtained simulation and experimental results have shown a 15% voltage THD rate, zeroed successive harmonics from second to tenth orders. The first noncanceled harmonic is 11th order with 9% of the fundamental magnitude. The proposed configuration gives a compact and low cost system with both minimum number of switches and less number of switching states with a simplified inverter control scheme. The efficiency, performance, and compliance with I E E E 519−1992 and I E C 61000−3−12 standards were validated. The low-frequency switching reduces the inverter power losses leading to a better efficiency of the proposed topology. Comparisons of the proposed topology with conventional topologies reveal that the proposed topology significantly reduces the number of power switches and associated gate driver circuits. Analytical comparisons on the basis of losses indicate that the proposed topology is highly competitive. On the horizon, the detailed real and reactive power control of the proposed inverter will be considered.
